STEM Lab | FPGA| FPGAAboutAboutContact UsContact Us
GitHubGitHub (opens in a new tab)
  • Lab Overview
    • Layout and Components
    • Installation
    • Setup a new project in Quartus Lite Software
    • Implement a function using Verilog HDL
    • Implement a testbench for the Verilog module
    • Simulate the Verilog circuit using ModelSim + Verilog test bench
    • Pin assignment and Constraint generation
    • Synthesize, Implement, Generate, and Program DE10-Lite board
    • Alstar USB Blaster not detectd in Programmer
  • References
    • Overview of FPGA architecture
    • Introduction to the Quartus Prime development environment
    • Blinking LEDs on the DE10-Lite board
    • Using switches as inputs to control LEDs.
    • Implementing debounce logic for switch inputs.
    • Displaying numbers on the seven-segment display.
    • Multiplexing for multiple displays.
    • Alphabet Segment Display Control
    • Generating Pulse Width Modulation (PWM) signals.
    • Controlling LED brightness using PWM.
    • Interface with an external potentiometer.
    • Convert analog signals to digital using the DE10-Lite's ADC.
  • Lab 6
  • Lab 7
  • Lab 8
  • Lab 9
  • Lab 10
  • Lab 11
  • Lab 12
  • Lab 13
  • Lab 14
  • Lab 15
    • Counter using Button

On This Page

  • Layout and Components
Question? Give us feedback → (opens in a new tab)Edit this page
DE10-Lite
Layout and Components

Layout and Components

Layout and Components

Lab OverviewInstallation
2024 © STEM Lab UMPSA.